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I. INTRODUCTION
E XPERIMENTAL research into graphene FETs has rapidly increased in the past few years, mainly because of the potentially achievable high-speed performance [1] - [3] . However, there has been little exploration on the physical behavior of these devices under dynamic conditions.
Most circuits operate under time-varying terminal voltage excitation of the constituting devices. Depending on the magnitude of the time-varying signals, the dynamic operation can be classified as large-signal operation and small-signal operation. Both types of dynamic operations are influenced by the capacitive effects of the device, rendering it essential for the eventual circuit design to derive reliable compact models encompassing such capacitive effects. Several intrinsic capacitance models for FETs have been developed along the years. Basically, they can be categorized into two groups: 1) Meyer [4] and Meyer-like capacitance models and 2) charge-based capacitance models. The advantages and shortcomings of the two groups of models have been widely discussed and both of them have been implemented in circuit simulators [5] , [6] . Although Meyer and Meyer-like models exhibit well-known problems with some circuits (e.g., DRAMs and switched capacitor filters), these compact models are widely used because of their simplicity and fast computation. However, they assume that the capacitances in the intrinsic FETs are reciprocal (as two-terminal lumped capacitances), which is not the case in real devices, and earlier models based on this assumption cannot ensure charge conservation [7] , [8] . Furthermore, most of the GFET capacitance models hitherto found in the literature are directly based upon such Meyer assumption and, therefore, may incorrectly interpret and predict the frequency performance of these devices. Examples of compact Meyer-like capacitance models of threeterminal devices based on drift-diffusion (DD) theory have been proposed by Rodríguez et al. [9] , Zebrev et al. [10] , Champlain [11] , and Frégonèse et al. [12] . On the other hand, Habibpour et al. [13] have proposed a semi-empirical largesignal GFET model based on a small set of fitting parameters, including the intrinsic capacitances C gs , C gd , and C ds , which are extracted from S-parameters and dc measurements [13] . In this model the intrinsic capacitances are not bias dependent, so the model can be inaccurate depending on the selected bias point.
Charge-based models ensure charge conservation and consider the nonreciprocal property of capacitances in a FET. These features are required especially for RF applications in which the influence of transcapacitances is critical and should be considered. Thanks to some corrections assembled by Ward and Dutton [14] , the charge-conservation issue was solved at the cost of introducing a capacitive matrix, which adds a bit of complexity.
Note that both Meyer and charge-based modeling approaches assume the so-called quasi-static-operation approximation, where the fluctuation of the varying terminal voltages is assumed to be slow, so the stored charge could follow the voltage variations. Such an approximation is found to be valid when the transition time for the voltage to change is less than the transit time of the carriers from source to drain. This approximation works well in many FET circuits, but it sometimes fails, especially with long channel devices operating at high switching speeds, when the load capacitance is very small, and for digital circuits [5] , [6] .
Moreover, ambipolar electronics based on the symmetric I -V relation around the Dirac voltage is a key application of GFET technology. To take advantage of the ambipolarity it is essential to: 1) control the device polarity and 2) tune properly the Dirac voltage of a GFET in a circuit. The inclusion of a back gate is thus essential for getting that tunability, which motivates the study of a general four-terminal device. Examples are: 1) the polarity-controllable graphene inverter and voltage controlled resistor [15] , [16] and 2) the graphenebased frequency tripler [17] that has been demonstrated with a properly adjusted threshold voltage separation of two graphene FETs connected in series by a back-gate bias.
This is the first part of a two-part paper where, we present a compact charge-based intrinsic capacitance model for doublegate four-terminal GFETs derived from a Ward-Dutton's linear charge partition scheme [14] , which guarantees charge conservation. The model has been built from a field-effect model and DD carrier transport. We have developed explicit closed-form expressions for the 9 independent capacitances out of 16 capacitances in total, corresponding to 4 selfcapacitances and 12 transcapacitances, covering continuously all the operation regions. Additionally, they have been implemented in Verilog-A, a language suited to circuit simulators.
In the second part of this paper [18] , the large-signal model encompassing the drain current and the intrinsic capacitance models, both presented in the following section, will be assessed at the circuit level. A Verilog-A version of it is available online at http://ieeexplore.ieee.org. The dc bias point, the ac response, transient behavior, and analysis of S-parameters have been compared with measurements from GFET-based circuits that take advantage of ambipolar electronics.
II. COMPACT CHARGE-BASED INTRINSIC
CAPACITANCE MODEL OF GFETS In this section, we provide a description of the charge-based intrinsic capacitance model of a four-terminal GFET. First of all, we investigate the device's electrostatics, which forms the basis to later formulate the drain current, which is based on a DD approach. Next, we have formulated appropriate models for the charge and capacitance, which are needed for any transient dynamics or frequency response simulation.
A. Electrostatics of a Four-Terminal GFET
Let us consider a GFET with top and back gates, with the cross section depicted in Fig. 1(a) . The electrostatics of the GFET can be understood using the equivalent circuit depicted in Fig. 2 , which has been reported in [19] Q
where Q net = q( p − n) is the overall net mobile sheet charge density where q is the elementary charge, and p and n are the hole and electron carrier densities, respectively. V (x) is the quasi-Fermi level along the graphene channel. This quantity must fulfill the boundary conditions: 1) V (x = 0) = 0 at the source end and 2) V (x = L) = V ds (drain-source voltage) at the drain end. The energy qV c represents the shift of the Fermi level with respect to the Dirac energy or, equivalently, V c represents, in the equivalent circuit, the voltage drop across the quantum capacitance C q , which is pretty much the same concept as the surface potential in conventional silicon transistors. This quantity is usually defined as C q = d Q net /dV c and has to do with the 2-D density of states of the monolayer graphene [20] . Fig. 3 shows a scheme of these potentials. The relation between V c and the quantum capacitance is given by C q = k|V c |, where k = (2q 3 /πh 2 v 2 F ) and v F = (3aγ 0 /2h) is the Fermi velocity, whereh is the reduced Planck's constant, a = 2.49 Å [21] is the carbon-carbon distance of the honeycomb-like crystal lattice structure, and γ 0 = 3.16 eV [22] is the interlayer coupling. The C q expression is valid under the condition qV c k B T , where k B is the Boltzmann constant and T is the temperature; nevertheless, we have used this expression in order to keep the simplicity. Fig. 3 .
Scheme of the energy-dispersion relation of graphene, showing the potential definitions employed in this work. E F is the quasi-Fermi-level energy and E DP is the energy at the Dirac point (where the conduction band and the valence band touch each other).
Applying circuit laws to the equivalent capacitive circuit, and noting that the overall net mobile sheet charge density in the graphene channel is equal to Q net = (1/2)C q V c , the expressions (7) and (8), as shown at the bottom of this page, of V c are obtained, where the positive (negative) sign applies when
B. Drain Current
The drain current model presented in this section is based on the DD theory, which is applicable while the transistor gate length is larger than the mean free path (MFP). The determination of the MFP in graphene is not trivial due to the strong dependence of the graphene sheet quality. Under practical conditions for common dielectric substrates, room temperature and ambient environment, MFPs of less than a hundred nanometer have been registered [23] . In most experiments reported up to now, the prototype devices present channel lengths greater than the MFP, so we have considered the carrier transport under a DD framework. The drain current can be written in the form
where W is the gate width, Q tot (x) = Q t (x) + σ pud is the free carrier sheet density along the channel at position x, Q t = q( p + n) is the transport sheet charge density, and σ pud = q 2 /πh 2 v 2 F is the residual charge density due to electron-hole puddles, with being the inhomogeneity of the electrostatic potential [24] . Under the condition of symmetrical electron and hole mobilities [25] , the total transport sheet charge density Q tot is expressed as a quadratic polynomial
In order to maintain the model simplicity, the velocity saturation effect for the drift carrier velocity has not been considered, so v(x) = μF(x), where F(x) = −dV (x)/dx is the electric field along the channel and μ represents the effective carrier mobility, considered the same for both electrons and holes. Nevertheless, useful guidelines for including a simple velocity saturation model are given in Appendix A.
The drain current equation must be integrated over the device length (L), and it is convenient to solve the integral using V c as the integration variable, consistently expressing Q tot as a function of V c . All in all, we can write the drain current as
where V cs and V cd are obtained from (8) , with V cs = V c | V =0 and V cd = V c | V =V ds . In addition, the quantity dV/dV c can be derived from (7) and reads as follows:
Useful explicit closed-form expressions for the intrinsic transconductance (g m = ∂ I ds /∂ V gs ), back-gate transconductance (g mb = ∂ I ds /∂ V bs ), and output conductance (g ds = ∂ I ds /∂ V ds ) are given in Appendix B.
C. Charge Model
An accurate modeling of the intrinsic capacitances of FETs requires an analysis of the charge distribution in the channel versus the terminal bias voltages. So the terminal charges Q g , Q b , Q d , and Q s associated with the top gate, bottom gate, drain, and source electrodes of a four-terminal device have been considered. For instance, Q g can be calculated by integrating
along the channel and multiplying it by the channel width W . This expression for Q net_g (x) has been obtained after applying Gauss' law to the top-gate stack shown in Fig. 1 . A similar expression can be found for Q b . It is worth noticing that
On the other hand, the charge controlled by both the drain and source terminals can be computed based on Ward-Dutton's linear charge partition scheme [14] , which guarantees charge conservation. The resulting equations are listed next
The above expressions can conveniently be written using V c as the integration variable, as it was done to model the drain current. Based on the fact that the drain current is the same at any point x in the channel (assuming there are no generation-recombination processes involved), we get from the
DD transport model the following equations that are needed to evaluate the charges in (6):
D. Charge-Based Capacitance Model
A four-terminal FET can be modeled with 4 selfcapacitances and 12 intrinsic transcapacitances, which makes 16 capacitances in total. The capacitance matrix is formed by these capacitances where each element C i j describes the dependence of the charge at terminal i with respect to a varying voltage applied to terminal j , assuming that the voltage at any other terminal remains constant.
where i and j stand for g, d, s, and
Each row must sum to zero for the matrix to be referenceindependent, and each column must sum to zero for the device description to be charge-conservative. Note that of the 16 intrinsic capacitances only 9 are independent. Just to illustrate the procedure, C dd and C db have been calculated as
where explicit closed-form expressions of the independent intrinsic capacitances have been implemented in Verilog-A to build the large-signal model. In the derivation of the capacitances, we have used
Finally, from (6) and (13) the following relations between the top and back-gate capacitances can be worked out: Table I .
III. INTRINSIC CAPACITANCE MODEL ASSESSMENT
In this section we present the intrinsic capacitances of a prototype GFET, which are derived from the model explained in the earlier section. Just to mention an example, the GFET can be used as a key component for a frequency doubler [26] . For calculation of the transient behavior or frequency response of the circuit, it is essential to know how the intrinsic capacitances are related to the terminal voltages, which is exactly what the model we have presented does.
As for the prototype GFET, we have used the one considered in [26] and described in Table I , which is a double-gated transistor with C t /C b ≈ 185. A set of independent intrinsic capacitances have been plotted in Figs. 4 and 5 as a function of V gs and V ds , respectively. A thorough discussion of the terminal charges and capacitances for the different operation regions can be found in [19] and [27] , and could be directly applied to these results.
The accuracy of the developed compact intrinsic capacitance model around the Dirac point is benchmarked against a direct numerical solution of the problem using the MATLAB software [28] . In doing so, we have also implemented a numeric solution of the drain, charge, and capacitance models of the GFET as done in [27] , but for the monolayer case and, therefore, using the exact solution of the derivative (Color online) Intrinsic capacitances versus the drain bias for the device described in Table I . The calculations were done assuming V gs = −1 V. 
All capacitances of the charge-based model resulted accurate around the Dirac point and the continuity has also been guaranteed.
The drain current model and the charge-based compact intrinsic capacitance description have been integrated in a circuit simulator, both written in Verilog-A, which is a standard language used in circuit simulators. The complete largesignal model is available online at http://ieeexplore.ieee.org. The intrinsic large-signal GFET equivalent circuit is shown in Fig. 6 .
IV. CONCLUSION
In conclusion, we have presented a compact large-signal model of GFETs suitable for the circuit-level design. A drain current model and a charge-based intrinsic capacitance model have been proposed assuming a field-effect model and DD carrier transport. The model can predict the bias dependence of small-signal parameters at HF operation and it correctly describes the nonlinear behavior of the device allowing for the simulation of intermodulation distortion and HF largesignal operation. The model is physics-based so that it can be used as a predictive tool for graphene-based RF applications.
The intrinsic capacitance model proposed here is a starting point toward a complete GFET device model incorporating additional device nonidealities. On the one hand, a saturation model for the carrier velocity has to be included, consistently with the numerical studies of electronic transport in monolayer graphene relying on Monte Carlo simulations [30] . Moreover, it has been realized that an accurate and physical description of a mobility is essential for distortion analysis [6] . Further inclusions of many important physical effects such as short-channel and narrow width effects, trapped charge, channel-length modulation, nonuniform doping effect, and so on, could also be important. On the other hand, the model has to correctly predict the HF noise, which is important for the design of, for example, low-noise amplifiers. The model should also include the non-quasi-static (NQS) effect, so it can properly describe the device behavior at a very high frequency where the quasi-static assumption could break down. The model presented applies to the intrinsic device, but an appropriate model of the device's parasitics has to be developed. A common modeling approach for RF applications is to build subcircuits based on the intrinsic FET, thus the parasitic elements must be included using simple subcircuits that also reduce the simulation time and make parameter extraction easier. These subcircuits should also be linked to process and geometry information to guarantee the scalability and prediction capabilities of the model.
APPENDIX A
A soft saturation model is usually considered for the drift carrier velocity in graphene as v(x) = μF(x)/ (1 + μ|F(x)|/v sat ), where v sat is the saturation velocity and could be considered close to the Dirac point as a constant, and, for a higher V c , it has been found to follow the relation |V c | −1 [31] , [32] . To include the velocity-saturation effects to the large-signal model, (3) and (9) must be, respectively, substituted for 
where v sat (V c ) = (2/π)v F in the case of assumption of a constant saturation velocity; or v sat (V c ) = |(2/π)v F (h / − qV c )| for an energy-dependent velocity saturation, whereh is the effective energy at which a substrate optical phonon is emitted [32] .
APPENDIX B
In this section, useful closed-form expressions for intrinsic g m , g mb , and g ds are provided as follows:
Equation (B3) suggests an interesting discussion about the minimum output conductance. Figures of merit like the maximum frequency of oscillation (defined as the highest possible frequency where the magnitude of the power gain of the transistor is reduced to unity) is key for RF applications. Although experimental cutoff frequencies up to 427 GHz [33] have been achieved, only a maximum frequency of oscillation of 70 GHz [34] have been demonstrated. That maximum oscillation frequency is considered still very low [35] . In particular, the absence of a bandgap in graphene prevents proper current saturation, so there is a lot of ongoing research trying to minimize g ds . The expression (B3) above can be used to predict the minimum intrinsic output conductance at room temperature 
